CD74ACT164M96

Texas Instruments
595-CD74ACT164M96
CD74ACT164M96

Mfr.:

Description:
Counter Shift Registers 8-Bit Srl-In Prl-Out A 595-CD74ACT164M A A 595-CD74ACT164M

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about ECAD Model.

In Stock: 5,457

Stock:
5,457 Can Ship Immediately
Factory Lead-Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 2500)

Pricing (CAD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
$1.36 $1.36
$0.974 $9.74
$0.878 $21.95
$0.773 $77.30
$0.721 $180.25
$0.691 $345.50
$0.689 $689.00
Full Reel (Order in multiples of 2500)
$0.639 $1,597.50
$0.622 $3,110.00
† $8.50 MouseReel™ fee will be added and calculated in your shopping cart. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
Serial to Parallel
1 Circuit
8 bit
SOIC-14
74ACT
CMOS
2
14.9 ns
500 mV
6 V
- 55 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: MY
Country of Diffusion: US
Country of Origin: MY
Function: 8 Bit Serial In Parallel Out
Mounting Style: SMD/SMT
Number of Output Lines: 8
Operating Supply Voltage: 500 mV to 6 V
Product Type: Counter Shift Registers
Series: CD74ACT164
Factory Pack Quantity: 2500
Subcategory: Logic ICs
Unit Weight: 129.400 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CAHTS:
8542390000
CNHTS:
8542399000
USHTS:
8542390090
JPHTS:
8542390990
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99

CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers

Texas Instruments CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers have two serial inputs (A and B) connected through an AND gate and an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either will set the input data line low. Data at A and B can be changed while CLK is high or low, provided the minimum set-up time requirements are met.